Regviz

Microchip Technology /ATSAME70N20B /GMAC /DCFGR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DCFGR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAMV71J20/GMAC/DCFGR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0FBLDO0 (ESMA)ESMA 0 (ESPA)ESPA 0 (EIGHTH)RXBMS 0 (TXPBMS)TXPBMS 0 (TXCOEN)TXCOEN 0DRBS0 (DDRP)DDRP

RXBMS=EIGHTH

Description

DMA Configuration Register

Fields

FBLDO

Fixed Burst Length for DMA Data Operations:

1 (SINGLE): 00001: Always use SINGLE AHB bursts

4 (INCR4): 001xx: Attempt to use INCR4 AHB bursts (Default)

8 (INCR8): 01xxx: Attempt to use INCR8 AHB bursts

16 (INCR16): 1xxxx: Attempt to use INCR16 AHB bursts
ESMA

Endian Swap Mode Enable for Management Descriptor Accesses
ESPA

Endian Swap Mode Enable for Packet Data Accesses
RXBMS

Receiver Packet Buffer Memory Size Select

0 (EIGHTH): 4/8 Kbyte Memory Size

1 (QUARTER): 4/4 Kbytes Memory Size

2 (HALF): 4/2 Kbytes Memory Size

3 (FULL): 4 Kbytes Memory Size
TXPBMS

Transmitter Packet Buffer Memory Size Select
TXCOEN

Transmitter Checksum Generation Offload Enable
DRBS

DMA Receive Buffer Size
DDRP

DMA Discard Receive Packets

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data